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Abstract
This thesis investigates the phase noise of two different 2-stage cross-coupled pair un-
saturated ring oscillators with no tail current source. One oscillator consists of top cross-
coupled pair delay cells, and the other consists of top cross-coupled pair and bottom cross-
coupled pair delay cells. Under a low supply voltage restriction, a phase noise model
is developed and applied to both ring oscillators. Both top cross-coupled pair and top
and bottom cross-coupled pair oscillators are fabricated with 0.13 µm CMOS technology.
Phase noise measurements of -92 dBc/Hz and -89 dBc/Hz ,respectively, at 1 MHz offset is
obtained from the chip, which agree with theory and simulations. Top cross-coupled ring
oscillator, with phase noise of -92 dBc/Hz at 1 MHz offset, is implemented in a second
order sigma-delta time to digital converter. System level and transistor level functional
simulation and timing jitter simulation are obtained.
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With the large growth of mobile communications, sensors, there is an increasing need
for cost reduction, power reduction and efficiency improvement of these systems. Since,
analog to digital converter (ADC) is an essential block used in any mixed analog/digital
system, it is necessary to improve its performance. However as technology scales, supply
voltages reduces, ADCs becomes increasingly difficult to design due to lower voltage swings
[2]. Time to digital converters (TDCs) do not suffer from such voltage supply reduction
problems.
This thesis covers the design of a voltage controlled (ring) oscillator, VCO, based sigma
delta TDC. A fundamental performance limiting factor in such TDC is the accumulative
clock jitter from the VCO [3]. Ring oscillators suffers from poor phase noise performance
and hence limits the overall performance of the TDC. This short coming can be reduced
by utilizing efficient VCO architecture and optimizing its design parameters.
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The aim of this research is to improve the performance of a ring oscillator based TDC by
improving the performance of the ring oscillator in terms of speed, frequency of operation,
and phase noise.
1.2 Thesis Organization
The thesis is organized as follows.
Chapter 2 presents the basic background information on ring oscillators. Different ring
oscillators are compared with the ring oscillators covered in this thesis.
Chapter 3 provides background information on phase noise. It will also examine some
known phase noise models and proceeds to provide a phase noise model on the oscillator
covered in this thesis.
Chapter 4 provides numerical calculation using phase model developed in chapter 3.
Comparison is made between numerical calculations, simulations and chip measurements
of phase noise.
In chapter 5, time to digital converter (TDC) is introduced. This section includes a
detailed implementation of TDC using top cross-coupled pair ring oscillator covered in
previous sections. System level and transistor level simulations of TDC are performed.





With the large growth of mobile communications, ring oscillators are useful RF components
in frequency synthesizers. They are also frequently used as building blocks in phase-
locked loops and time to digital converters, for its ease of implementation and wide tuning
range. This chapter will discuss the design methodology to enhance the phase noise of two
differential cross coupled pair oscillator. First, this chapter will begin with comparison
between the differences between these two oscillator topology and various other topologies
covered by other papers and journals. The next section will focus on the operation and
design of these oscillators.
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2.2 Ring Oscillator Basics
A ring oscillator consists of a series of delay cells stages with a simple feedback circuit. In
general there are two types of ring oscillator: single ended and differential. Since a ring
oscillator is essentially a circuit with a feedback loop, in order to oscillate, the Barkhausen
criteria is to be met. The two criteria for oscillation include:
1) the magnitude of loop gain is equal to unity
2) the phase shift of the feedback loop must be zero or an integer multiple of 2π.
Figure 2.1: 3 stage ring oscillator
Figure 2.1 is an example of a 3-stage single ended ring oscillator, each stage provides
a gain greater or equal to one and offers a phase shift of 180◦. Hence, in order to satisfy
the second Barkhansen criteria, an odd number of stages is required for single ended ring
oscillators. However, in the case of differential ring oscillator, we can ’criss-cross’ the output
such that an odd number of stages is not required to meet the second criteria as illustrated
in Figure 2.2b.
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(a) Single Ended N-stages Ring Oscillator where N is odd
(b) Differential ended N-stages ring oscillator
Figure 2.2: Single ended and differential ended ring oscillators
The oscillation frequency of a ring oscillator is defined by the number of delay stages.
Each delay stage, which also refers to as delay cells, generates a certain delay. Using this






where N is the number of stages and td is the delay generated by each stage of the
oscillator.
The delay of each stage, td, can be approximated by its RC time-constant. This is
approximated by equation 2.2
5
td = RCln(2) (2.2)
This equation is based on the assumption that, (i), each delay cell is identical to one
another and (ii), the following stage switches once the previous stage crosses the midpoint
shown in Figure 2.3.
Figure 2.3: Approximated td of single ended ring oscillator
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2.3 Other Delay Cell Designs
In this section ring oscillators with different delay cell topologies are analyzed. Differen-
tial oscillators, such as ones in [4], [5] (Figure 2.4a) use designs involving source coupled
pair. These designs require tail current source. Due to stacking of the transistors, these
oscillators require higher power supply voltage than those without a tail current source.
As technology scales down, supply voltage reduces, making ring oscillator design such as
[6, 7, 8] an attractive alternative (Figure 2.4b).
Delay cell of [6] avoids the implementation of source coupled pair and uses two CMOS
inverters in a feed-forward manner for differential operation (Figure 2.4b left). This avoids
tail current source and can operate at lower supply voltage. [7] uses PMOS-controlled
current-starved CMOS inverters in a direct path and four basic CMOS inverters in a
feedforward path (Figure 2.4b right). [8] uses a pseudo-differential inverter to achieve
differential operation without tail current source. In addition, [5] differs from [6, 7, 8], in
that it has only 2-stage (requiring less hardware), whereas [6, 7, 8], use 4 or more stages.
Compared to [6, 7, 8], this reduction of stages cause [5] to perform as an unsaturated
ring oscillator, meaning the output of the oscillator never reach the supply voltage VDD.
From equation 2.1, reduction in stages offers higher frequency of oscillation. Moreover,
lowering the number of delay cells also reduce the size of the oscillator, saving hardware
and area. We can further improve the design by removing the tail current source, allowing
for lower supply operations( i.e. [9] is an example of a cross-couple pair without tail current
source operating at 0.9-1V supply). These improvements are implemented in the two stage
cross-coupled pair ring oscillators covered in this thesis (Figure 2.5).
7
(a) Source coupled delay cells with tail current source from [4] and [5] respectively
(b) Delay cells and ring oscillator architecture without use of current source from [6] and [7]
respectively
Figure 2.4: Various other delay cell and ring oscillator architecture
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2.4 Cross-Coupled Pair Differential 2-Stage Ring Os-
cillator Without Tail Current Source
(a) 2 Stage Ring oscillator
(b) Delay cell: top cross-coupled pair
(c) Delay cell: top and bottom cross-
coupled pair
Figure 2.5: 2-stage oscillator design, and delay cell topologies
Figure 2.5a shows the block diagram of a two-stage ring oscillator. Two oscillators
are implemented, using delay cells with topologies in Figure 2.5b and Figure 2.5c. Both
delay cells consist of the same driver (M1-M2), and the same resistive (M3-M4 biased in
triode) part of the load. Meanwhile, in the load, Figure 2.5b has, in addition, a top cross-
coupled pair i.e. transistor M5/M6 (hence denoted as top cross-coupled pair oscillator),
while Figure 2.5c, has both a top and a bottom cross-coupled pair i.e. transistors M5/M6
and M7/M8 (hence denoted as top and bottom cross-coupled pair oscillator)[8]. Similar
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to [5], due to its low number of stages (2 stage), the oscillator is unsaturated.
We focus the analysis on the more complicated delay cell in Figure 2.5c, as it carries over
to Figure 2.5b. The load capacitance C+ of Figure 2.5c, which comes from the gate and
other parasitics of the following stage, determines the delay and the oscillation frequency
of the cell. M3, M4 are the load. M5, M6 and M7, M8 are the cross-coupled pairs that
enhance charging and discharging. During charging, M1 is off and M2 is on, M3 provides
the charging current to C+. M5, M6 provides extra charging current via positive feedback
action and enhances the slew rate of C+ ramping up. Unlike [6], with the extra cross
coupled pair M7-8, it provides extra current during discharge and enhances the negative
slew rate. Thus during discharging of C+, M1 is on and M2 is off so that M1 overcomes
M3 and provides discharging current to C+. M7, M8 provides extra discharging current
via positive feedback action and enhances the slew rate of C+ ramping down. This help
symmetrizes the slew rate in both directions.
In summary, the cross-coupled pair presents a negative resistance (basically −1/gm)
that tends to cancel out the positive resistance from the resistive (triode; basically gds)
load. This affects the phase shift of the delay cell. The 2-stage oscillator, in a manner akin
to that in [5], is designed so that this phase shift is enough to sustain oscillation. Then
Vbias, which controls gds, is used to change oscillation frequency and can be considered as
tuning the voltage controlled oscillator VCO [8].
Compared to previous ring oscillator designs, the two cross-coupled pair oscillator de-
signs in this thesis offer two advantages.
1) By reducing the number of stages, we allow for faster speed (frequency of oscillation)
and less hardware, making it more cost efficient.
2) ring oscillator with delay cell without tail current source allows for a larger output
10
range, since there is more headroom. This allows for low supply design.
However the disadvantage of unsaturated oscillator is that if has more phase noise due





An important metric for oscillators is phase noise. It is very difficult to design a simple,
intuitive and accurate phase model for ring oscillators. In this section, some phase noise
models are introduced. A phase noise model for the cross-coupled pair oscillators without
tail current source is presented.
3.2 Phase Noise Basics
Phase noise is the frequency domain measurement of noise in an oscillator. It is defined
as the ratio of the side-band power at an offset frequency across a 1 Hz span over the
total power of the carrier signal. A typical frequency domain plot of an ideal and actual
oscillator is shown in Figure 3.1. The effect of frequency instability creates a ’skirt’ around
the carrier frequency, fosc.
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(a) (b)
Figure 3.1: Frequency spectrum of a) ideal oscillator b) actual oscillator
In general, phase noise (measured in dBc/Hz ) has been shown to have Lorentzian






2 + ∆f 2
) (3.1)
where fosc is the oscillation frequency and c is a scalar constant that describes the phase







In relation to cycle-to-cycle jitter, time domain measurement of noise in an oscillator,










3.3 Phase Noise Model
Three phase noise models are discussed in this section starting with Razavi’s phase noise
model [11], followed by phase noise model proposed by Hajimiri [12] and finally phase noise
model proposed by Leung [5].
3.3.1 Razavi’s Phase Noise Model
Razavi’s phase noise model introduces an equivalent open loop Q factor for ring oscillator
which measures how much the closed loop system oppose the variation in frequency[11].












where A(ω) and φ(ω) is the amplitude and phase of the open loop transfer function.










where N is the number of stages in ring oscillation, F is the excess noise factor, k is the
Boltzmann’s constant, and Ps is the average power dissipation within one cycle. Razavi’s
model is applicable to both LC oscillator and single-ended ring oscillator. However, issues
occurred when applying this model to differential ring oscillators, as it does not account
for transistors that turns off during part of the period[11]. Furthermore, Razavi also
briefly discuss additive, high frequency multiplicative and low frequency multiplicative
noise. These account for non-linear effects not considered in the model.
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3.3.2 Hajimiri’s Phase Noise Model
The phase noise model proposed by Hajimiri introduces the impulse sensitive function
(ISF), Γ(foscτ) to characterize the time varying effects in ring oscillator [12]. As illustrated
in Figure 3.2, the amount of phase fluctuation depends on the time that the impulse current
noise is injected. This impulse noise source is captured by the ISF over one period. Phase























n/∆f is the current noise power spectral density, f1/f is the corner frequency of
the device 1/f noise,. co is the DC component of the ISF, and qmax is the maximum
amount of charge at the output node defined by equation 3.8.
qmax = Cnode·Vswing (3.8)
Hajimiri’s model shows that we can minimize the 1/f noise by reducing co or equivalently
by designing an oscillator with symmetrical rise and fall waveform. In conclusion, the model
shows good agreement between simulated and measured results. However, the drawback




Figure 3.2: Effects of impulse current noise on oscillator waveform injected at τ1 and τ2
3.3.3 Leung’s Phase Noise Model
Unlike Razavi, Leung’s model focuses on differential ring oscillators with cross coupled
pairs. The phase noise model proposed by Leung characterizes the effect of circuit param-
eter on phase noise. The analysis of this model is based on the dominant thermal noise and
its cycle-to-cycle correlation [5], in unsaturated ring oscillators. The mathematical model,
based on cross-coupled paired ring oscillator with current source offers valuable design in-
sights on trade-offs between circuit parameters and phase noise. This model can be applied
to cross-coupled pair ring oscillator without a current source for low supply application.
Due to low supply, approximations can be made to further simplify and offer clearer design
insight which are summarized in the next section. This model and its simplification is
explained in the next section.
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3.4 Differential 2-Stage Cross-coupled Low Voltage
(Supply) Unsaturated Ring Oscillator Phase Noise
Model
As stated, Leung’s phase noise models is based on cycle-to-cycle correlation of an unsatu-
rated oscillator. This correlation is largely dependant on the circuit characteristics, which
is dependent on circuit parameters (e.g. W/L) and operating conditions (e.g. Vbias).
Figure 3.4 is the output of a cross-coupled pair oscillator with no tail current source.
As it is unsaturated and similar to [5], cycle to cycle correlation dominates the phase noise.
Like [5], to derive an accurate phase model we must
1) investigate the circuit parameter and operating conditions on the delay cell circuit’s
characteristics.
2) obtain a phase model dependant on cycle to cycle correlation based on the delay cell
circuit characteristics.
Since frequency of VCO is tuned by changing the circuit parameter Vbias, which inci-
dentally also affects the delay cell characteristics and hence phase noise. The dependency
of Vbias will receive particular attention.
3.4.1 Investigation of Circuit Parameter and Operating Condi-
tions on Delay Cell Circuit’s Characteristics
We begin by looking at the first stage of a top only cross coupled ring oscillator with its
delay cell once again shown in Figure 3.3a. The output V +o and input V
+
i of the first
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stage is simulated in Figure 3.4. Since there are only 2 stages, there are 4 quadrants in 1
period as shown by Q1, Q2, Q3, and Q4 in Figure 3.4[5]. We perform analysis on the first
quadrant Q1 as shown in Figure 3.4.
(a) (b)
Figure 3.3: a) Top only cross couple pair delay cell. b) Half circuit of top only cross couple
pair delay cell























Figure 3.4: Transient output of 1st stage top cross-coupled pair oscillator.
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Half Circuit
We start with the left-hand half circuit (M1, M3, and M5) of the delay cell Figure 3.3b
and look at the current I+c . Initially, Vi+ rises but is below the threshold
1. M1 conducts
no current (ID1 = 0). When Vi+ reaches the threshold Vcm (the common mode voltage)









Where ID3 + ID5 Iload and ID1 is Idriver.
Using long channel approximation for simplicity, and assuming Vgs1 stays constant at
Vcm:














(Vcm − Vtn)2 = IDON (3.10)
i.e. Idriver is the constant current IDON
Turning to the load, since it is independent of whether the tail current source is present
or not, we can follow [5] and the impedance (given in Table II of [5]) is repeated here for
Q1 of Figure 3.4 at the drain of M1. Depending on whether M5 is ON this quadrant 1 has
two durations d21 and d22 as summarized below:
1To be precise threshold is Vt. To simplify the discussion, we adopt the common mode voltage (Vcm)
as the threshold
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Table 3.1: Impedance at node 2 when delay cell is in quadrant 1
M1 M2 M6 M5 Impedance at Drain of M1
at d21 off Triode on Sat −1/(gm5 − gds3)
at d22 off Triode on Off 1/gds3
Here gds3 is the conductance of M3 (in triode), gm5 is the transconductance of M5 (in
saturation).
Using the load impedance expression in Table 3.1 we express small signal variation of
load current Iload: ID3, ID5 from their bias or common mode value (i.e. ID3cm , ID5cm) in
terms of small signal variation of output voltage V +o :
(ID3 − ID3cm) + (ID5 − ID5cm) = (V +o − Vcm)(gm5 − gds3) Vcm ≤ V +o ≤ Vcm + Vbk
(ID3 − ID3cm) + (ID5 − ID5cm) = (V +o − Vcm)(−gds3) Vcm + Vbk ≤ V +o ≤ A (3.11)
A is the amplitude of oscillation. Vbk (or more precisely Vbk + Vcm) is the breakpoint
voltage, where M5-M6 turns on. This is also shown in Figure 3.4. Other symbols in
Figure 3.4 (τ1, τ2, b21, b22, µ21, µ22) are explained in the next section, section 3.4.2, and
appendix A. To complete our determination of the circuit characteristics dependency on
circuit parameters, we now derive the explicit dependency of Vcm, Vbk on circuit parameters,
followed by I-V characteristic of the load. The expression for A will be presented at the
end of section 3.4.2 using derived load characteristics.
Vcm, common mode voltage:
Because Vo2 is fedback to Vi1 in Figure 2.5, the common mode for input and output of
delay cell are the same, and both are denoted as Vcm. Common mode voltage is obtained
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when V +o = V
−
o (= Vcm). To determine Vcm, let us go back to equation 3.9 and set I
+
c = 0,
and have ID3, ID5, ID1 replaced by their common mode values: ID1cm = ID3cm + ID5cm .












(VDD − Vcm)(2(VDD − Vbias − |Vtp|)
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This is simpler than solving Vcm in [5], where the tail current complicates matter and
involves solving a full quadratic equation ([5]’s model is shown in its long Table IV). Thus
it can be seen an increase in Vbias or (W/L) causes a decrease of Vcm, while increasing
(W/L)3 increase Vcm.
Vbk, breakpoint:
Vbk is the breakpoint in the output voltage, which physically defines when M5 (in Figure
3.3b) turns on. This occurs when V +o is at VDD − |Vtp|. In differential form, Vbk =
2(VDD − |Vtp| − Vcm) and substituting equation 3.13, Vbk is:
2we assume there is symmetry between the cross-coupled pair part of the load and the driver i.e. PMOS
device (M5) have equal strength as the NMOS (M1). Also we assume that (VDD − Vcm) is small and its










(VDD − Vbias − Vt)kp(W3L3 )






This is again simpler than the Vbk equation derived in [5]. With equation 3.14, it can
be seen, increase in Vbias (i.e. a decrease of Vcm, shown above), leads to increase in Vbk.
Furthermore, when (W/L) increases, Vcm decreases and Vbk increases. A is the amplitude
of oscillation. 3
Full Circuit
Next, let us analyze the total circuit (both side of half circuit)
I-V characteristics of driver:
The differential driver current is determined by applying equation 3.10. It becomes ID1 −
ID2 = IDONsgn(Vi) and upon normalization i.e. by dividing IDON ,
ID1norm − ID2norm = sgn(Vi) (3.15)
ID1norm and ID2norm are the normalized currents of ID1 and ID2. sgn is the sign function
and so the differential Idriver is a piecewise constant function of Vi, the differential input
voltage.
3A can be found through simulation. Typically, A is found to be 1.2 to 2 times of Vbk
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I-V characteristics of load: Ss (side slope), and Sc (center slope)
The differential load current ID3+ID5−(ID4+ID2) can similarily be calculated by applying
equation 3.11 and then normalized. The right hand side (RHS) is in terms of differential
output voltage Vo = V
+
o −V −o . The current can then be written as piecewise linear function
(pwl) of Vo (i.e ID3− ID4 + ID5− ID6 = pwl(V +o − V −o ) = pwl(Vo)) as shown in Figure 3.5.
Figure 3.5: Differential output current shown as a piecewise linear function (pwl) of Vo
where Vbk, defined as the voltage when M5-M6 turn on/off, is the break point between Ss
and Sc.
In Figure 3.5, side slope (Ss) and center slope (Sc) are normalized slopes of the pwl
function and are:
Ss = −gds3/IDON (3.16)
SC = (gm5 − gds3)/IDON (3.17)
Notice in Figure 3.5 Sc is positive so that the load gives sufficient phase shift to sustain
oscillation in the 2-stage low voltage ring oscillator.
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Combining the pwl expression of differential load current with the previous sgn expres-
sion of the differential driver current (shown in equation 3.15, equation 3.9 can be written







= sgn(Vi) + pwl(Vo) (3.18)
RHS is the delay cell characteristic for Figure 2.5b.
Repeating for circuit in Figure 2.5c, similar symmetry consideration in footnote 2 is
adopted in the design, and delay cell characteristics remains the same except Sc is:
SC = (gm5 + gm7 − gds3)/IDON (3.19)
With Ss and Sc derived for delay cell in this paper, they can be used in the generic
amplitude expression, for unsaturated ring oscillator, presented in [5], to obtain oscillation
amplitude, A:











Now that we defined the delay cell circuit characteristics in terms of Sc and Ss, we can
now derive the phase noise model.
3.4.2 Phase Noise Model Based on Ss and Sc
Now we add noise component to our model. Since the output is unsaturated, there is cycle
to cycle correlation. This can be demonstrated by adding noise in Figure 3.4 shown again
as Figure 3.6 below:
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Figure 3.6: Transient output of 1st stage top cross-coupled pair oscillator.
Without noise, when V +i ramps up and crosses Vcm (between Q1 and Q2), V
+
o switches
around from ramping up to ramping down at Vcm +A, and when V
+
o crosses Vcm (between
Q2 and Q3) V +i changes from ramping up to ramping down at Vcm + A. However due to
noise, between Q1 and Q2, V +i ramps up and crosses Vcm at a random time (τ1). This
random crossing causes the switch around of V +o not to be exactly at Vcm +A, but slightly
above or below. This deviation in turn causes V +o (now ramping down) to cross Vcm at a
random time (τ1 + τ2), with correlation to the original random crossing of V
+
i across Vcm
(between Q1 and Q2) at τ1(it should be remembered that there is also noise injected on V
+
o ,
during ramping down, which is also responsible for this random crossing). Eventually the
effect of this random crossing will propagate through the remaining quadrants and causes
random crossing in the next cycle, resulting in cycle-to-cycle correlation. This is captured
in correlation coefficient θ, and noise σε [5]. With linear approximation, σε is simplified




−(Ss(A−Vbk2 − Vbk) + 1 + ScVbk)


























σ is the noise component of Iload, Idriver i.e. σ =
√
4kT [(2/3)(gm1 + gm5) + gds3 ]/C. Vbk
is given in equation 3.14. Similar calculation can be repeated for Figure 2.5c, where σ has





(gm1 + gm5) + gds3 ]
C
(3.23)
The θ and σε expression is simpler than in Table IV of [5]. With θ and σε , we can then






























In order to validate the accuracy of our phase model, phase noise calculation using our
phase noise model and phase noise simulation are obtained. Design insights obtain from
the phase noise model is then confirmed. Finally, on chip phase noise measurement is taken
and is compared to simulation and calculated phase noise results.
4.1 Example Calculation and Simulation of Phase Noise
The new phase noise model is applied to an example using the design in Figure 2.5. For
Figure 2.5b design parameters are: VDD = 1.2V , IDON = 100uA, C = 20fF , Vbias =
0.5V , (W/L)1−2 = 1µm/0.12µm, (W/L)3−4) = 2.5µm/0.12µm, (W/L)5−6 = 1µm/0.12µm.
Using these, gds, gm are obtained and substituting in equation 3.16 and 3.17:
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Ss = −0.8 Sc = 0.1
From equation 3.13 and equation 3.14, Vcm is calculated to be 0.7V and Vbk to be 0.26V.
Together with Ss and Sc, θ is calculated to be 0.87 from equation 3.21. Meanwhile from
gds, gm, σ is calculated as 143 V/s ·
√
Hz. Upon substituting in equation 3.22 this gives
σε of 0.12ps. Substituting into equation 3.24 with equation 3.25 evaluated at an offset
frequency of 1 MHz, we have phase noise of -92 dBc/Hz at 1 MHz offset.
For example using design in Figure 2.5c design parameters are same as that for Figure
2.5b, with the additional (W/L)7−8 = 0.25µm/0.12µm. Phase noise is calculated to be
-91dBc/Hz. The σ would be larger due to extra M7-8 (see equation 3.23) and this results
in more phase noise.
To generalize this, we work out different cases, and we summarize qualitatively this
trend of phase noise vs parameter variations in Table 4.1 below. This allows us to capture
design insights on effect of Vbias and load ((W/L)3−4 and (W/L)5−6) on phase noise.
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Table 4.1: Effect of circuit parameters on phase noise∗
Vbias ↑ (W/L)3−4 ↑ (W/L)5−6 ↑
Sc gds3 ↓→ Ss ↑ gds3 ↑→ Ss ↓ gds3 ↓→ Ss ↑
Sc gds3 ↓→ Sc ↑ gds3 ↑→ Sc ↓ gm5 ↑, gds3 ↓→ Ss ↑
θ** ↑ ↓ ↓
phase noise (PN) ↑ ↓ ↓
* It should be noted that the impact on phase noise due to parameter
variations (such as gm, gds and Vcm/Vbk) is primarily due to cycle to
cycle correlation via θ, as witnessed in the factor 1/(1− θ2) dependency
in equation 3.24 and 3.25. The impact from σε, the noise factor, via the
factor σ2ε , by comparison is much smaller, as evidenced by the square
root dependency of σ (and subsequent σε dependency) on gds3, gm1,5,7 in
equation 3.23. Hence it is neglected.
** For parameter variations considered in Figure 4.1, Ss dominates Sc in
the 2nd, 3rd columns and vice versa in the 4th column, resulting in the
subsequent trend in θ as shown.
To elaborate on where the trend in Table 4.1 comes from quantitatively:
Vbias ↑
[5]:Table IV−−−−−−→ gds3 ↓
Eq. 3.16-3.17−−−−−−−→ Ss, Sc ↑
Eq. 3.21−−−−→ θ ↑ Eq. 3.24−3.25−−−−−−−−→ PN ↑
(W/L)3−4 ↑
(W/L)3−4 ↑
Eq. 3.14−−−−→ Vcm ↑
 [5]:Table IV−−−−−−→ gds3 ↑ Eq. 3.16-3.17−−−−−−−→ Ss, Sc ↓ Eq. 3.21−−−−→ θ ↓ Eq. 3.24−3.25−−−−−−−−→ PN ↓
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(W/L)5−6 ↑
[5]:Table IV−−−−−−→ gm5 ↑
Eq. 3.17−−−−→ Sc ↑
(W/L)5−6 ↑
Eq. 3.14−−−−→ Vcm ↓
[5]:Table IV−−−−−−→ gds3 ↓
Eq. 3.16−−−−→ Ss ↑
 Eq. 3.21−−−−→ θ ↓ Eq. 3.24−3.25−−−−−−−−→ PN ↓
Next Eldo (Mentor Graphics) phase noise simulation (.sstnoise) is performed [13]1. The
resulting simulated phase noise is shown in row 1 and 3 of Table 4.2, where theory is seen
to agree rather well with simulation.
The theoretical derivation and simulation are repeated, first with varying Vbias. We start
by increasing the Vbias used in design example (0.5V). Since Vbias is used to tune VCO (see
[8]), a typical tuning range of around 100mV is adopted here[8] i.e. from 0.5V to 0.6V.
From theory, the phase noise worsens as bias voltage increases. As discussed previously,
this is related to the decrease of gds from equation 3.16 when bias is increased, which
causes |Ss| to decrease. Furthermore, as Vbias increases, Vcm decreases, causing an increase
in Vbk. This decreases the magnitude of the denominator of equation 3.21, while only
slightly decreases the numerator (for the Vbias range adopted). This results in an overall
increase of θ, hence more cycle-to-cycle correlation, or worse phase noise. Meanwhile, with
an increasing Vbias, Sc would also increase, which would decrease θ. However, again for
the Vbias range adopted, θ is dominated more by the change in |Ss| and Vbk. The overall
trend is shown in Figure 4.1 as “triangles” for top cross-coupled pair oscillator and as
“diamonds” for top and bottom cross-coupled pair oscillator. Simulations were performed
and results shown as “dots” for top cross-coupled pair oscillator (labelled as top, sizing:
design example) and as “dots-and-dashes” for top and bottom cross-coupled pair oscillator.
1Eldo Platform delivers the required SPICE accuracy and performance for design and verification. Both
SPECTRE and Eldo were used and have provided similar results, however most of the results are obtained
using ELDO due to easier automation and faster run-time during simulation.
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Finally, to see some of the impact of transistors sizing on phase noise, the above Vbias
sweep is repeated, with the sizing of the load halved. The phase noise vs Vbias is shown in
Figure 4.1 as “circles” for top cross-coupled pair oscillator and as “asterisks” for top and
bottom cross-coupled pair oscillator. Simulations were performed and results are shown
as “dashes” for top cross-coupled pair oscillator and as “solid line” for top and bottom
cross-coupled pair oscillator. As for the impact, with sizing of the load halved, the phase
noise is worse since the decrease of sizing of the load decreases Vcm and causes |Ss| to
decrease, resulting in higher correlation (θ becomes larger), and hence worse phase noise.
Figure 4.1: Simulated phase noise vs. Vbias at 1 MHz frequency offset for 4 cases: top/top
and bottom (with design example sizing); top/top and bottom with sizing of the load
halved. Numerical values calculated from derived phase model is shown as “triangles”,
“diamonds”, “circles”, and “asterisks”.
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4.2 Phase Noise Measurement Results
Figure 4.2: Ring oscillator chip microphotograph.
The design of two-stage oscillators using delay cells shown in Figure 2.5b and Figure
2.5c are implemented using 0.13um CMOS technology, VDD of 1.2V, with the transistor
sizing employed in design example of section 4. Figure 4.2 shows the chip microphotograph.
In measurements, Vbias corresponding to the boundary of tuning range i.e. 0.5/0.6V is used.
Figure 4.3-4.6 show the measured phase noise (PN) plots. Measured phase noise at 1 MHz
offsets are shown in Table 4.2. The measured phase noise of Figure 2.5b is -92dBc/Hz
at Vbias=0.5V and increases to -86dBc/Hz at Vbias=0.6V. For Figure 2.5c phase noise is
-89dBc/Hz at Vbias=0.5V and increases to -85dBc/Hz at Vbias=0.6V. This agrees well with
theory/simulation, as shown in Table 4.2. Note the slope at the 1 MHz offset frequency of
Figure 4.3-4.6 is larger than -20dB/dec, this is due to the extra noise from cycle to cycle
correlation.
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Table 4.2: Numerical calculations, simulation, and measurement phase noise results at 1
MHz frequency offset for Vbias of 0.5 V and 0.6 V







0.5 -92 -92 -92
0.6 -88 -88 -86
Top and bottom cross-
coupled pair
0.5 -91 -89 -89
0.6 87 -85 -85
We have presented a new model for calculating the phase noise of a 2-stage unsatu-
rated ring oscillator in low voltage implementation. Two different delay cell topologies are
investigated. Compared to previous phase noise model for unsaturated differential ring
oscillator, it can handle topologies with no tail current source. Using a 0.13µm CMOS
technology in 1.2 V supply, theory compares well with simulation under different circuit
parameters and operating conditions. Measured results on fabricated chip show the effect
of changing bias voltage (for tuning the VCO) on phase noise and it agrees with theory
and simulation.
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Figure 4.3: Phase noise plot of top and bottom oscillator: -89dBc/Hz at 1 MHz offset,
Vbias=0.5V.
Figure 4.4: Phase noise plot of top and bottom oscillator: -85dBc/Hz at 1 MHz offset,
Vbias=0.6V.
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Figure 4.5: Phase noise plot of top oscillator: -92dBc/Hz at 1 MHz offset, Vbias=0.5V.
Figure 4.6: Phase noise plot of top oscillator: -85dBc/Hz at 1 MHz offset, Vbias=0.6V.
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Chapter 5
Application of Proposed Oscillator:
Time to Digital Converter
5.1 Introduction
As technology scales down, so does the supply voltage. The reduction in supply voltage
results in lower voltage swing. This causes low signal to noise ratio (SNR) in analog to
digital converters (ADCs). Furthermore, the threshold voltage of the transistor does not
decrease at the same rate as the supply voltage. Hence, operational amplifiers in ADCs
becomes more and more difficult to design. Time based digital converters, on the other
hand, do not suffer from the lowering of voltage swings, nor is it necessary for them to
require the use of operational amplifiers making them very advantageous in this regard.
The function of the time to digital converter (TDC) is to quantize the time represen-
tation of the input into a digital code. TDC may be implemented as a count and dump
converter, as shown in Figure 5.1. To implement this, the TDC counts and quantizes the
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number of rising edges of the period modulated signal Fin during the sampling interval
period of Fref as shown in Figure 5.2.
Figure 5.1: Counter TDC
Figure 5.2: Counter TDC waveforms
This TDC is simple and cost efficient, however, the drawback of this type of TDC
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is the counter resetting operation, which is a limiting factor for high-speed operation.
Furthermore, there may be aliasing effect if the next input is sampled before completion
of the previous operation.
5.1.1 First Order Sigma-Delta Based TDC
To deal with the resetting of the counter, the aforementioned TDC can be implemented as
a first order oversampling Sigma-Delta TDC. [1] implements a first order TDC through use
of a D flip-flop as a phase detector and a dual modulus frequency divider (DMD), Figure
5.3.
Figure 5.4 is a simplified waveform representation of Figure 5.3. The input signal, fin,
is assumed to be a carrier with some form of angle modulation. The DMD divides the
input frequency either by N or by N + 1, according to the digital output.
D flip-flop acts as a quantizer, it compares the rising edge of the reference frequency
fref with the output of the DMD fout and gives a one-bit approximation of the phase
difference. DMD operates at a frequency, phase locked with the reference between Nfref
and (N + 1)fref . When the digital output is ‘1’, DMD has an output frequency, fout, with
an average input period (N + 1)Tin, where Tin is average period of fin. When the digital
output is ‘0’, DMD has an output frequency, fout, with an average input period (N)Tin.
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Figure 5.3: First order sigma delta TDC
Figure 5.4: Example output of first order TDC
Figure 5.4 is an example output of the TDC obtained in [1], where N is 4. From Figure
5.4, the first order difference equation describing the system can be written as
τk = τk−1 + [(N + 0.5)Tin,k − Tref ]− sgn(τk−1)Tin,k−1/2 (5.1)
where
Tin,k = [(N + 0.5)Tin,k − Tref ] (5.2)
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which corresponds to the simplified 1st order system level block diagram in Figure 5.5.
Figure 5.5: Block diagram of first order TDC
5.2 Second Order Sigma-Delta Based TDC
Oversampling delta-sigma modulation techniques have become very popular as a mean of
achieving high-resolution data conversion with low-cost technologies.
The underlying characteristic of delta-sigma modulation which allows for the realization
of high-resolution data converters is the high pass transfer function of quantization noise to
the output imposed by the loop. Higher-order loops impose higher-order transfer functions
resulting in even greater suppression of baseband quantization noise. As well, the use
of higher-order loops significantly reduces the correlation of quantization noise with input
level, helping to minimize the problem of noise spikes and hence to further reduce baseband
quantization noise. Because of these reasons, higher-order delta-sigma loops are generally
used to realize practical high-resolution converters [1].
40
Figure 5.6: Block diagram of a system level second order Sigma Delta TDC.
5.3 TDC Implementation
The block diagram of Figure 5.6 represents a second order time to digital converter in time
domain. The system takes in a angular modulated signal and is compared to the output
of a merged voltage controlled oscillator and multiplexer, V CO1 and MUX1. The phase
difference or timing difference between the input signal and output of merged V CO1 and
MUX1 is collected by the phase frequency detector. This difference is used to control the
period of the second VCO, V CO2, which is a gated ring oscillator (GRO). Like V CO1 and
MUX1, V CO2 is also merged with the second multiplexer MUX2. Finally the output
of V CO2/MUX2 is passed into a D flip-flop, which access as the quantizer and a digital
(binary) output is produced. This digital signal is then fedback to control MUX1 and
MUX2.
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Figure 5.7: Representative waveforms of system shown in Figure 5.6
Figure 5.7 illustrates a set of representative waveforms for system shown in Figure 5.6.
From 5.7 we can obtain the second order difference equation describing the system, which
will be further elaborated in this section.
τ1(k) = τ1(k − 1) + Tin − sgn(τ2(k − 1))· tunitdelay (5.3)
τ2(k) = τ2(k − 1) + τ1(k)− sgn(τ2(k − 1))· tunitdelay (5.4)
where Tin is the time representation of the input signal obtain from subtracting the
reference period from period of Fin .
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Figure 5.8 shows a block diagram representing of equation 5.3 and equation 5.4. As we
can see Figure 5.8 is clearly a second order ∆Σ in time domain.
Figure 5.8: The equivalent block diagram of 2nd Order TDC
5.3.1 Voltage Control Oscillator 1 and Multiplexor 1 Based on
Proposed Cross-Coupled Oscillator Design
Figure 5.9: Block diagram of VCO1 and MUX1
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A more in-depth block diagram of V CO1 and MUX1 is displayed in Figure 5.9. 5.9
illustrates two top cross-coupled delay cell, Figure 2.5c, where the output of second delay
cell is fed into the MUX1 input ‘0’, and also to another top cross-coupled delay cell which
is then feed into MUX1 input ‘1’. The output of the multiplexer is fedback into the
input of the first delay cell, forming a merged VCO. MUX1 is controlled by the digital
signal fedback by the output of the TDC. If the digital output is ‘0’ the output of the
multiplexer is the output of a 2-stage VCO, which is designed to have the same frequency
as the reference VCO, and if the digital output is ‘1’, the output of the multiplexer is the
output of a 3-stage VCO. We can express in terms of period
TV CO1 =
Tref , if Dout = 0Tref + Tunit delay, if Dout = 1 (5.5)
where TV CO1 is the period of the merged V CO1 and MUX1. Tref is the period of the
reference VCO, and Tunit delay is the delay caused by the third top cross-coupled pair
delay cell. We can then express the output of MUX1 as:
TMUX(k) = TMUX(k − 1) + TV CO1 (5.6)
Substituting 5.5 into 5.6:
TMUX(k) = TMUX(k − 1) + Tref + sgn(Dout(k − 1)) · Tunit delay (5.7)
where in terms of time, TMUX(k) is the current output of MUX1 and TMUX(k − 1) is the
previous output of MUX1 and Dout(k − 1) is the previous digital output.
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5.3.2 Phase Frequency Detector and Timing Interface
The phase frequency detector is a simple comparator that compares the output of MUX1
to the phase of the input signal. The difference between the rising edge of the two signals
in time, is used to control the period of the second VCO (V CO2).
First, we can express the the period of the input signal as the summation between the
period of the carrier, Tcarrier, and Tin the varying phase input. The carrier period, Tcarrier,
is also equivalent period of the reference signal Tref . The complete input signal can be
written as:
Tinput(k) = Tinput(k − 1) + Tref + Tin (5.8)
Subtracting output of MUX1 from the input signal (i.e. Tinput(k)− TMUX(k)) results
in the phase frequency detector output, τ1 shown below:
τ1(k) = Tinput(k − 1) + Tin − TMUX(k − 1)− sgn(Dout(k − 1)) · Tunit delay (5.9)
and is further simplified to
τ1(k) = τ1(k − 1) + Tin − sgn(Dout(k − 1)) · Tunit delay (5.10)
where τ1(k − 1) = Tinput(k − 1) − TMUX(k − 1). This is the same as equation 5.3. Note
τ1(k) is recursive, and represents the first integrator of Figure 5.8. When τ1 is positive,
Tinput lags TMUX . τ1 is negative when Tinput leads TMUX .
As stated earlier τ1 is used to controlled the period of V CO2. If τ1 positive we add a
delay of length τ1 to period of V CO2. However, if t1 is negative, we must add a negative
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delay to period of V CO2. Physically, it is impossible to add a negative delay. A solution
to this problem is to make sure that the period of V CO2 is always smaller than period of
reference period by a value of Td. We can then add Td back to the period of V CO2 by
means of the timing circuity shown in Figure 5.10 and Figure 5.11.
Figure 5.10 shows a timing waveform example when the period of input signal period
lags behind the output of VCO (i.e. τ1 is positive). The timing difference between a shifted
MUX1 output and input signal Fin gives an enable signal of length Td + τ1(k). By adding
this enable signal to the period of V CO2 we obtain:
Tgro + Td + τ1(k) = Tref − Td + Td + τ1(k) = Tref + τ1(k) (5.11)
where T(gro) which is the period of V CO2. The period of V CO2 has period of Tref +
τ1(k).
Similarly, Figure 5.11 shows a timing waveform example when the period of input signal
period leads the output of VCO, (i.e. τ1 is negative ). The timing difference between the
shifted MUX1 output and Fin gives an enable signal of Td + τ1(k). In this case τ1(k) is
negative. By adding this enable signal to the period of V CO2 we once again obtain:
Tgro + Td + τ1(k) = Tref − Td + Td + τ1(k) = Tref + τ1(k) (5.12)
The period of V CO2 has period of Tref + τ1(k), with a negative τ1(k).
For proper operation of the phase detector and timing circuitry the rising edge of the
shifted MUX1 output must always lead the rising edge of input signal. The shifting of
MUX1 output can be easily implemented by adding a delay cells to the output of MUX1.
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Figure 5.10: When input lags behind VCO ouput 1
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Figure 5.11: When input leads VCO ouput 1
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The addition of τ1 to the period of V CO2 is accomplished by means of transmission
gates shown in Figure 5.12. The two inverter at the output of the phase detector trans-
mission gate is used to generate the enable and disable signal, E, which is adds τ1 to the
period of V CO2 through use of the GRO.
The truth table for E is shown in Table 5.1. Since input Fin always lag behind the
shifted output of MUX1. E is low only when Fin is high and when shifted MUX1 is low.
Figure 5.12: Phase Detector and timing circuit output E and E
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Table 5.1: Phase detector output




5.3.3 VCO2 with MUX2 Based on Proposed Cross-Coupled Os-
cillator Design
Similar to V CO1 and MUX1, V CO2 is merged with MUX2 with the added input of E,
which adds as τ1 to the period of V CO2 shown in Figure 5.13. We can express the output
of MUX2 as:
TMUX2(k) = TMUX2(k − 1) + Tref + τ1(k) + sgn(Dout(k − 1)) · Tunit delay (5.13)
where in terms of time, TMUX2(k) is the current value of MUX2. TMUX2(k − 1) is the
previous value of MUX2. Dout(k − 1) is the previous digital output and τ1(k) is delay
caused by the enable signal E.
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Figure 5.13: MUX2 merged with VCO2 block diagram
Now the only problem remaining is how to add the τ1 to period of V CO2. This is
accomplished through the use of GRO.
5.3.4 Gated Ring Oscillator
Figure 5.14 illustrates an inverter based gated ring oscillator (GRO) used in [2]. In Figure
5.14, two transistor switches are added to each inverter of the conventional ring oscillator.
The NMOS switch and the PMOS switch are controlled by the enables signals E and E
respectively.
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Figure 5.14: Cadence transistor design of phase detector using transmission gates
If the switches are closed, E is ‘1’, as shown in Figure 5.14(a), the supply will be
connected to the inverters and the ring starts oscillation. On the other hand, if the switches
are open, E is ‘0’, as shown in Figure 5.14(b), the paths to VDD and gnd will be disconnected
and there is no path for the parasitic capacitance, at the output of each inverter, to charge
or discharge . This means that when the GRO is not enabled. It will retain the state of
the ring just before the enable signal switches from ‘1’ to ‘0’. When the GRO is enabled
again the ring will start oscillating from the last saved state 1.
1The effect caused by the deterioration of state with time is negligible as the GRO is only enable during
a very small interval of time
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We can replace the inverter delay cell based GRO in Figure 5.14 with cross-coupled
pair delay cell proposed in section 2.4. Furthermore we can reduce the number of stages
of the GRO to two as illustrated in Figure 5.16.
However the problem with the GRO in Figure 5.14 and Figure 5.16, is that the GRO
is stacked with 4 transistors, leaving high overhead and not ideal for low supply voltage
applications. Hence a modification of the GRO is made and shown as 5.16.
Figure 5.15: Cadence transistor design of gated cross coupled pair ring oscillator using
transmission gates
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Figure 5.16: Cadence transistor design of gated cross coupled pair ring oscillator using
transmission gates located at output of each delay cell
When E is ‘1’, the output of the delay cell charges and discharges using the load and
driver transistors, and the ring oscillators oscillates. On the other hand, when E is ‘0’,
There is no path for the output of the parasitic capacitance, at the output of the delay
cell to charge or discharge. This disables the GRO and oscillation stops. The state of the
output voltage is retained, until E once more becomes ‘1’.
5.3.5 Quantizer: Digital Output
Finally, the digital output is obtain by comparing the rising edge of MUX2 with the rising
edge of the reference V CO. We can express the difference between the two edges as:
τ2(k) = TMUX2(k−1)+Tref+τ1(k)+sgn(Dout(k−1))·Tunit delay−Tref out(k−1)−Tref (5.14)
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and is further simplified to
τ2(k) = τ2(k − 1) + τ1(k)− sgn(Dout(k − 1)) · Tunit delay (5.15)
where Tref out(k − 1) is the previous output of reference VCO and τ2(k − 1) = TMUX2(k −
1)− Tref out(k − 1). This is the same as equation 5.4.
If τ2 is greater than 0 (i.e. MUX2k lags behind the falling edge of the reference VCO),
a digital output of ‘1’ is given. If τ2 is less than 0 (i.e. V CO2out leads the falling edge of
the reference VCO), a digital output of ‘0’ is given. This is comparator is implemented via
a simple digital flip-flop.
5.4 TDC Simulation
This section illustrates the functionality of the second order sigma delta modulator, first
from a system level, then from transistor level.
5.5 System Level Simulation
Figure 5.17 is the system level Matlab simulation of the second order Σ∆ modulator
operating at 1 GHz, with a sinusoidal input signal of 3.14 Mhz. Figure 5.17 convey the
correct digital ouput. Furthermore Figure 5.18 is the FFT output, it shows a 2nd order
noise shaping showing that the system is indeed a second order Σ∆ TDC. Figure 5.19
shows the SNR of the system as function of signal amplitude. 5.20 shows the SNR of
the TDC with varying jitter injected in the oscillator. 5.20 shows that the SNR drops
approximately 15dB when a jitter of 4ps is injected.
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Figure 5.17: Sinusoidal pulse density modulation output of system level Matlab simulation
of 2nd order Σ∆ TDC
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Figure 5.18: System level FFT output of TDC showing 2nd order noise shaping
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Figure 5.19: SNR vs input signal amplitude
Figure 5.20: SNR vs jitter injected into the oscillator
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5.6 Transistor Level Simulation
Using design insights obtain from Section 3, a TDC using cross-coupled ring oscillator is
implemented using Cadence with 0.13 µm technology. To start a TDC with a sampling
frequency of 450 MHz is implemented. Figure 5.21 shows the timing waveform and output
of the 450 MHz sampling frequency TDC with an equivalent analog input value of 0.5V. The
first waveform shows the digital output (an average of 0.5), the second is the enable/disable
output of the timing circuitry; third waveform is the output of the GRO; fourth waveform
is the output of the delayed VCO1; finally the last waveform is the reference frequency.
The sample frequency of the TDC is then increased to 1 GHz. An 3.14 MHz input
is passed through and the timing output is shown in Figure 5.22. The last waveform of
Figure 5.22 is the pulse modulated output of the 3.14 MHz input sampled at 1 GHz. An
FFT of the output is shown in Figure 5.23, which also shows a 2nd order noise shaping of
40db per dec.
Figure 5.21: Cadence timing waveform simulation showing digital output of 2nd order
Sigma Delta TDC with a sampling frequency of 450 MHz
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Figure 5.22: Cadence simulation of a 3.14 MHz sinusoidal signal at a sampling frequency
of 1 GHz
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Figure 5.23: FFT output of TDC (with sampling frequency of 1 GHz) of an input signal
at 3.14 MHz
Transient noise analysis on multiple runs of the TDC is performed. The outputs are
shown in Figure 5.24, demonstrating a maximum deviation of 10 ps. Most of this jitter
comes from the oscillator (see Appendix B). With a bandwidth of 3.14 MHz and OSR of
320, the jitter arriving from the oscillator, using equation B.9 is calculated to be around 18
ps 2 which is of the same magnitude as the simulated results. With the assumption that
jitter is dominant noise in TDC we can used equation C.2 and calculated the SNR to be
2This value is obtain from approximating the area under the phase noise plot of Figure 4.6
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approximately 55 dB3.
Figure 5.24: Multiple runs of digital outputs of TDC with jitter




The importance of ADC is becoming more crucial in telecommunication and sensor appli-
cations. ADC is starting to become the system bottleneck in performance due to reduction
of supply voltage. One way to overcome the challenge of low-voltage design, due to tech-
nology scaling, is to process the signal in the time-domain. In ring oscillator based TDCs,
the fundamental performance limiting factor is the accumulation of clock jitter from the
VCO. The design on improvement of ring oscillator phase noise in a ring oscillator based
TDC have been addressed in this thesis.
The key contributions of this thesis can be summarized as
• A phase noise model of low supply cross-coupled pair ring oscillator is presented.
• A 2-stage cross-coupled pair ring oscillators was fabricated. Phase noise measure-
ments are performed with results that matches simulation and numerical values cal-
culated using presented phase model.
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• A second order Σ∆ TDC based on proposed cross-coupled pair ring oscillator is
presented.
Experimental verification of 2nd order Σ∆ should be obtained in the future.
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Appendix A
Derivation of θ, σε, power spectral
density of phase noise
Referring to Figure 3.4, there are 4 quadrants in each cycle. Correlation coefficient θ






τ1, τ2 are the two-quarter periods for Q1, Q2, the first two quadrants. E(τ1) is the
expectation or mean of tau1 [14] and E((τ2 − E(τ1))|τ1) is the conditional expectation of
τ2 − E(τ1), conditioning on τ1 [14]. Unlike [5], since we operate in low voltage supply
where, with the range reduced, non-linear waveforms like V +o in τ1, τ2 (see Figure 3.4)
can be linearised and averaged. For example, in A.1, the term E(τ1) (equal d21 + d22,
the sum of 2 durations in Q1) can be approximated as b21/µ21 + b22/µ22 . To calculate
this expression from Figure 2, b21 = Vbk, µ21 = average slewrate (SR). From equation
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3.9 SR is I+c /C (part comes Iload, part from Idriver). From Figure 3.5, Iload is averaged as
Vo sweeps from 0 to Vbk, and when normalized, is ScVbk. Idriver, when normalized, is 1.
Similarly, b22 = A − Vbk, and µ22, the average SR, is calculated from Iload = (A − Vbk)Ss,
and Idriver = −1.
Repeating the approximation and calculation for rest of the terms in A.1:
θ =
−(Ss(A−Vbk2 − Vbk) + 1 + ScVbk)



























σ is the root mean square of the noise from Iload, Idriver.
Next, we sum quarter periods τ1,τ2,...τn as Sn, where due to correlation and noise,
τn = τmean + θτn−1 + εn. Here εn is random noise, modelled as a stochastic process with a
Gaussian distribution, having standard deviation σε, as given in equation A.3). θ is given
in equation A.2. τ1,τ2,...τn are quarter periods in Figure 3.4. They are random (due to










The covariance [14] of exponentiated Sn, defined as Rk = cov[exp(jSn), exp(jSn+k)],
upon substitution of equation A.4, and subsequent fourier transformation, yields power





























2nd Order TDC Noise and Noise
Transfer Functions
Equation B.1 represent the sinusoidal output of an oscillator where ωc is the oscillator
frequency.
Sosc(t) = cos(ωc + ∆θ(t)) (B.1)
∆θ(t) is the random phase fluctuation from the noise of the oscillator. The spectral
density of ∆θ(t) is denoted as ∆θ(f). By assuming the phase fluctuation is small, ∆θ(f)
is then a narrowband modulation, which can be approximated by amplitude modulation
[15].
An example is shown in B.1, Figure B.1a is the phase representation of the oscillator
phase noise spectral density where the spectral density of the oscillator phase noise is
represented as pairs of individual input frequencies with amplitudes A1(fm1), A2(fm2),
71
and A3(fm3) at ±fm1,±fm2, and ±fm3 respectively. Looking at the pair of impulses with
amplitude of A1(fm1) at ±fm1, substituting into B.1, and in time domain they become:
Sosc(t) = cos(ωc + A1(fm1)cos(ωm1t)) (B.2)
Under narrowband assumption B.2 becomes:
Sosc(t) = cos(ωc)− A1(fm1)sin(ωm1t)sin(ωct) (B.3)
which consists of of the carrier at fc and two frequency impulses at fc±fm1. Similarly with
impulse pairs A2(fm2) and A3(fm3) at their respective frequencies, under narrowband, we
also obtain frequency impulses at fc ± fm2 and fc ± fm3. This is shown in Figure B.1b.
Notice from Figure B.1a to Figure B.1b, phase variable ∆θ(f) is transformed to amplitude
variable Sosc(f). Also, the envelope shown as dotted line in B.1b formed by the impulses
at ±fm1,±fm2, and ±fm3 has the same shape with the spectral density B.1a. This means
we can, therefore, also use B.1b, amplitude, to indirectly represent the spectral density of
the phase noise as well[15].
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(a) (b)
Figure B.1: a) Phase representation of oscillator phase noise spectral density, using fre-
quency impulses b) amplitude representation of oscillator phase noise spectral density,
shown by the envelope formed formed frequency impulse peaks
Now that we have express the relationship between of the phase noise spectral density
in terms of phase and amplitude. We can add noise components and also modify the block
diagram of the 2nd order sigma delta modulator in terms of phase to:
Figure B.2: The equivalent block diagram of 2nd Order TDC[1] with noise
Input(θ) is the phase representation of the input signal; Dout is the output; N1 is the
noise of V CO1; N2 is the noise of V CO2/GRO; and E is the quantization error. In
73





















From noise transfer function of the oscillators B.4 and B.5, substituting z = ejωT ,
transfer function B.4 and B.5 respectively becomes:




|HN1(f)| = |e−jωT | (B.7)
where ω is the frequency of the input in rad/s; T is period of the sampling clock. A visual
presentation of |HN1| and |HN2| is shown below:
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Figure B.3: Noise transfer function |HN1| and |HN2|
From Figure B.3, we see that |HN1| acts like a low pass filter, while |HN2| has a first
order noise shaping and acts as a high pass filter. This means at lower frequencies, phase
noise from V CO1 dominates and at high frequencies V CO2 dominates.
Given an example bandwidth frequency of 3.14 MHz, low frequency noise coming from
V CO2 is mostly cut off by |HN2| and is negligible. Meanwhile noise from V CO1 is passed
through. Hence the calculated power spectral density of the TDC’s noise due to VCO
phase noise at a 3.14 MHz bandwidth, denoted as Ssys(f), is approximated to
Ssys(f) = Sosc(f)|HN1|2 = Sosc(f) (B.8)
where Sosc(f) is the power spectral density of the oscillator phase noise
1. We are interested
1we can obtain the power sectral density Sosc(f) by either integrating PSD function A.5 or find the
area under a phase noise plot i.e. Figure 4.3-4.6
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in the jitter arriving from the power spectral density of the oscillator, we can used the power
spectral density referenced using offset equation A.5 and obtain the RMS period jitter of






A is obtained from integrating the phase noise power (dBc) over the frequency range of




2nd Order TDC SNR for Dominant
Timing Jitter
Assuming the timing jitter is the dominant noise in the TDC, the SNR of the TDC can
then be described as [19]:
SNR = 10log(
0.5 ∗ T 2fs
σ2jitter ∗OSR−1
) (C.1)
where Tfs is the full scale input, and σjitter is the RMS jitter. Alternatively, in terms of
phase noise, from [19], we have
SNR = 10log(
f 3osc
8 ∗ PN(foffset) ∗ f 4offset ∗OSR
) (C.2)
where PN(foffset) is the phase noise, foffset is the carrier offset frequency, and fosc is the
oscillating frequency.
77
